A comprehensive study of velocity overshoot in double gate silicon on insulator (DGSOI) transistors has been undertaken. Monte Carlo simulations were performed to clarify the dependence of velocity overshoot effects on the low field mobility, channel inversion charge and silicon layer thickness. The relationships and dependences between the energy-and momentum-relaxation times were also investigated. In general, two opposite effects influence electron transport in DGSOI inversion layers as the silicon thickness is reduced: a reduction in the conduction effective mass and a phonon scattering increase. However, we show that electron mobility is mainly determined by the increase in the phonon scattering rate as the silicon thickness is reduced, i.e., the lower the silicon thickness the lower the electron mobility, while the velocity overshoot effects for ultrathin DGSOI inversion layers are dominated by the reduction of the average conduction effective mass, i.e., the lower the silicon thickness the higher the velocity overshoot peak.
Introduction
Velocity overshoot (VO) is one of the most important new effects observed in very short channel metal oxide semiconductor field effect transistors (MOSFETs), as this is directly related to the increase in current drive and transconductance experimentally observed [1] [2] [3] [4] . Some authors [1] [2] [3] [4] have shown that experimental measurements of submicron MOSFET transconductances are higher than the theoretical maximum transconductance that can be reached in the case where electrons drift in equilibrium with the lattice, the electron velocity being limited by the saturation velocity [1, 5] . This fact implies that if velocity overshoot could be controlled, the performance of very short channel MOSFETs would be improved much more than previously expected with respect to the performance of long-channel transistors, not only because the transit time is reduced due to a shorter channel length but also because the drift velocity along the channel is higher than the saturation velocity. For example, a comprehensive study of the influence of VO effects in complementary metal oxide semiconductor (CMOS) inverters was made in [6] , and it was shown that these nonlocal effects produce an important increase in the switching speed in such circuits [6] .
The VO effect has been previously studied from the theoretical point of view [7, 8] , considering a silicon inversion layer. To study this VO effect, a low drift electric field was applied to the electron gas contained in a MOS inversion layer until the steady state was reached, at, say t = t 0 . Then a uniform higher drift electric field was applied to this electron distribution. The evolution of the electron drift velocity was then studied. It has been shown that an electric field step causes the electron velocity to overshoot the value that corresponds to the higher field for a shorter period than the energyrelaxation time (τ e ) [7, 8] . The reason for this is that from the time of application of the electric field step (t = t 0 ) until t = t 0 + τ e , τ e being the energy-relaxation time, the electron gas is not in equilibrium with the lattice [9] , and as a consequence, insufficient phonon scattering events are experienced by the electrons during their flight, with the result that electrons can be accelerated to velocities higher than the saturation velocity, thus approaching ballistic transport conditions. This condition is maintained until the electron F Gámiz energy reaches its new steady-state value under the effect of the higher drift electric field.
A situation which could be assimilated to the experiment described above occurs in very short channel MOSFETs, where the gradient of the longitudinal electric field is very high, and therefore its effect is similar to the application of consecutive small steps of electric field, such as those mentioned above [12] . Different authors have shown that the key point to characterize VO effects in a MOSFET is the product v d ×N inv at the source edge of the channel, where v d is the instant drift velocity of the electrons and N inv the inversion sheet density [10] [11] [12] [13] [14] [15] . For a given device and for a given bias (i.e., the geometrical and technological parameters of the device and the voltages applied to its terminals are known), the inversion charge concentration at the source edge could be evaluated. Therefore, the study of the electron velocity at the source enables the drain current to be calculated [11] [12] [13] [14] 16] . The relationship between the longitudinal field gradient (LFG) at the source and VO effects was first shown by simulation in [14, 15] . This relationship was successfully used in modelling these effects in deep submicron devices [12, 17] . The need for accurate models of future generations of devices in terms of VO effects is essential in the design process of highly integrated circuits. In this respect, the VO parameter used in our model has been studied at different temperatures, for different low field mobility values [12] in strained-Si/SiGe inversion layers [17] and SOI MOSFETs [18] .
In this paper we deal with these effects in double gate silicon on insulator MOSFETs (DGMOSFETs). The silicon on insulator (SOI) technology has great potential for future electronic applications because of the many advantages that these devices present compared to their bulk counterparts, and because of its compatibility with existing fabrication facilities [19, 20] . In particular, DGMOSFETs are considered serious alternatives to conventional MOSFETs in deep submicron device electronics because of the advantages they show in connection with the reduction of the parasitic capacitances, short-channel effects, increased radiation tolerance and increased mobility (due to volume inversion), etc [19] [20] [21] [22] [23] . In addition, like other dual gated devices, DGMOSFETs are claimed to be more resistant to short-channel effects (SCE) than bulk silicon MOSFETs and even single gate fully depleted SOI MOSFETs [24, 25] . This is due to the fact that the two gate electrodes jointly control the carriers, thus screening the drain field away from the channel [26] . This characteristic would permit a much greater scaling down of these devices than for conventional MOSFETs. As a consequence, VO effects are extremely important in these devices because their advantages make them capable of channel length reductions well below 100 nm. This channel length has been considered by several authors as the border beyond which the contribution of VO effects should not be neglected in the calculation of MOSFET drain current [9, 28] . The Monte Carlo simulator used to study the electron velocity overshoot in DGSOI transistors is described in section 2. Velocity overshoot in DGSOI transistors is characterized as a function of the silicon thickness and of the electron inversion density in section 3. A parallelism between low field electron mobility and velocity overshoot peak is established. Finally, the main conclusions of this work are drawn in section 4.
Simulator description
The structure we studied consists of DGSOI transistors with N + polycrystalline silicon (polysilicon or poly) gates and different thicknesses of the silicon film T w , ranging from 10 to 1.5 nm. To accurately evaluate the electron distribution in the structure for a given voltage applied to both gates, we self-consistently solved the Schrödinger and Poisson equations. For the sake of simplicity, calculations are made in the Hartree approximation. To solve Poisson's equation we considered a nonuniform adaptive mesh, employing an iterative Newton scheme. The actual band bending through the whole structure and the finite height of the barrier at the Si-SiO 2 interfaces were considered. A simple nonparabolic band model for the silicon was taken into account assuming α = 0.5 eV, α being the parameter of nonparabolicity [27, 28] . This limited our study to electron energies below 0.5 eV. The procedure for obtaining the solution of Schrödinger's equation for nonparabolic bands can be found elsewhere [29] . In order to study the transport properties, we used a one-electron Monte Carlo simulator [23, 30] . Phonon, surface-roughness and Coulomb scattering mechanisms are included. For the phonon scattering, we considered acoustic deformation potential scattering and intervalley phonon events between both equivalent and nonequivalent valleys. The coupling constants for the intervalley phonons and the acoustic deformation potential were the same as in the bulk silicon inversion layers [30] . New scattering models were developed to take into account the interference between the two interfaces [22, 31, 32] , since the presence of a new oxide interface provides new scattering sources, and modifies the calculus of the scattering rates of the mechanisms due to a single interface.
Results and discussion
As mentioned above, the DGSOI structure considered in this study consisted of an undoped silicon layer sandwiched between two 5 nm thick oxide layers and N + poly as gate material. We assumed that the silicon layer was left undoped. In a DGSOI transistor, short-channel effects are controlled by device geometry [24] [25] [26] as compared to bulk FET where short-channel effects are controlled by doping (channel doping and/or halo doping). Therefore, in principle, the channel of a double gate MOSFET can be undoped, which allows better carrier transport and avoids threshold voltage fluctuations due to discrete, random dopant placement.
The study performed in this paper is mainly focused on describing VO effects and the dependences that might be established with technological parameters in symmetrical DGMOSFETs. We calculated the momentum-and energyrelaxation times for a DGSOI transistor with T w = 5 nm. The results are shown in figures 1 and 2. As in the case of conventional MOSFETs [33] , energy-and momentumrelaxation times show different values. These different values of the momentum-and energy-relaxation times are responsible for the velocity overshoot effects mentioned above. It has been shown that when a sudden high electric field is applied to a steady-state electron distribution achieved under the effect of a much lower electric field, electron velocity increases considerably above the steady-state value corresponding to the new high electric field for a period inferior to the energyrelaxation time. As mentioned in the introduction, the reason for this is the insufficient number of phonon scattering events. It has been shown that phonon scattering in DGSOI MOSFETs [31] is very different from that in conventional bulk MOSFETs, which leads us to believe that the velocity overshoot effects in DGSOI MOSFETs could be quite different from those in conventional bulk MOSFETs. To demonstrate this, we simulated the evolution of the energy and velocity of a distribution of electrons ( figure 3 ) when a sudden high longitudinal electric field (10 5 V cm −1 ) is applied to a steadystate electron distribution achieved under the influence of a lower electric field (10 3 V cm −1 ). As can be seen in figure 3 , while electron energy slowly tends to the new steady-state value corresponding to the new longitudinal electric field, the electron velocity sharply increases, surpasses the new steady-state value, reaches a maximum, and then finally decreases until the new steady-state value is achieved. It takes approximately 0.1 ps to reach the steady-state velocity corresponding to the high longitudinal electric field applied, corresponding to the energy-relaxation time values obtained for the 0.04-0.08 eV interval which are the values shown by electrons when their velocities are close to the velocity overshoot peak (VOP) (figure 3). Note that for the DGSOI structure considered in figure 3 (T w = 5 nm) the electron velocity reaches a steady-state value at high field which is higher than in bulk silicon inversion layers.
We performed a large number of simulations such as that plotted in figure 3 in order to obtain the velocity peak of the transient velocity overshoot and, in this way, to study how these nonlocal effects behave as electron inversion density, N inv , changes. Figure 4 shows the velocity overshoot peak versus the electron inversion density for different values of silicon thickness ranging from 1.5 nm < T w < 20 nm. It can be observed that there is more than one trend in the VOP as the silicon thickness decreases and that these trends strongly depend on the N inv value. Note that the higher VOPs are obtained for the thinner samples. This is seen more clearly in figure 5 which shows the evolution of VOP with the silicon thickness, T w , for different values of N inv . As observed, the higher VOP values are obtained for ultrathin silicon layers. Then the velocity peak decreases as the silicon thickness increases until a minimum is reached at around T w = 5 nm and then slightly increases with the silicon thickness. We have used different values of high field to produce the velocity transient. Although the velocity peak value changes depending Silicon Thickness (nm) Figure 6 . Evolution of electron mobility for a DGSOI transistor with the silicon thickness. Two different values of the inversion charge concentration were considered. Only phonon scattering and surface-roughness scattering were taken into account.
on the high field value, the shape of the VOP curve versus the silicon layer thickness and the conclusions of this work do not change.
In [31] it was shown that two opposite effects appear on the electron transport in DGSOI inversion layers as the silicon thickness is reduced. (i) On the one hand is the subband modulation effect, i.e., a redistribution of the carriers among the different subbands as a consequence of the splitting of the degeneracy of the Si conduction band due to quantum size effects. Subband modulation produces a decrease in the conduction effective mass, thanks to the increased population of non-primed subbands [35] at the expense of the population of primed subbands, and a decrease in the intervalley scattering rate between nonequivalent valleys. (ii) On the other hand is the greater confinement of the carriers in the silicon slab as T w decreases, producing an increase in the phonon scattering rate, according to the uncertainty principle [36] .
These two effects, ((i) subband modulation effect and (ii) increase in the phonon scattering rate), have opposite consequences on electron transport. Subband modulation effects favour electron transport, while the phonon scattering increase impedes it. Since these two effects simultaneously affect electron transport, the behaviour of the velocity transient strongly depends on which of them is dominant for each value of the electron inversion density, N inv , and each value of the silicon thickness. Figure 5 is very different from that showing the evolution of electron mobility with silicon thickness (shown in figure 6 and widely discussed elsewhere [31, 34] ). Figure 6 shows the evolution of electron mobility with silicon thickness for different values of the electron inversion density, N inv . Phonon scattering and surface-roughness scattering have been considered [22] . In this figure, three different regions are distinguished for the mobility behaviour: interface is formed. Electrons in these inversion layers behave as they do in bulk silicon inversion layers.
• As T w decreases, an interaction between the two inversion layers is produced. As a result, the subband structure and wavefunctions are strongly modified with respect to bulk silicon inversion layers. As a consequence, electrons are spread throughout the silicon volume (volume inversion). We have shown that volume inversion modifies the electron transport properties by reducing the effect of phonon scattering, as shown in figure 7(a) , where the form factor which multiplies the phonon scattering rate for the ground subband is illustrated [36] . Accordingly, electron mobility in a DGSOI inversion is increased significantly for these thicknesses.
• Finally, for very small thicknesses, the limitations on electron mobility are due to geometrical effects: the greater confinement of carriers produces a strong increase in the phonon scattering rate according to the uncertainty principle as shown in figure 7(a): the form factor which multiplies the phonon scattering rate abruptly increases as the silicon thickness decreases. As a consequence, the electron mobility falls sharply. This fact poses a serious limit to the minimum silicon thickness which can be used in these structures. Taking into account the contribution of the main scattering mechanisms, this limitation has been estimated to be around 5 nm.
The situation is completely different for velocity overshoot peak representation (figure 5). At low silicon layer thicknesses, higher values of VOP are obtained, in contrast to what happens to the mobility curves. At these thicknesses (T w < 5 nm) the phonon scattering rate is very high (as shown in figure 7(a) ), but it is also true that the average conduction effective mass attains lower values, as shown in figure 7(b) . Then, as the silicon thickness increases, the average conduction effective mass also increases, and the velocity overshoot peak decreases, although the phonon scattering rate decreases ( figure 7(a) ) and the electron mobility increases (figure 6). Thus, taking into account figures 5, 6 and 7, we conclude that the behaviour of electron mobility for very thin silicon thicknesses (T w < 5 nm) is mainly controlled by the phonon scattering rate, i.e., the higher the phonon scattering rate the lower the mobility, while the velocity overshoot peak for very thin silicon thicknesses (T w < 5 nm) is controlled by the average conduction effective mass evolution, i.e., the lower the conduction effective mass the higher the velocity overshoot peak.
Finally, note that a very important result is obtained from figures 5 and 6. From the mobility viewpoint, DGSOI transistors with silicon thicknesses smaller than 5 nm are not adequate, since electron mobility falls for such thicknesses, and therefore such silicon thicknesses are excluded. However, these thicknesses (T w < 5 nm) are those with the highest VOP values. Therefore, in those devices where velocity overshoot is important (ultrashort channel devices), small silicon thickness should be used (T w < 5 nm). In contrast, in those devices where transport is limited by electron mobility, silicon thicknesses in the range 5 nm < T w < 10 nm should be used. This fact allows a further reduction in the device channel length: DGSOI transistors have been shown to meet the electrostatic requirements for sub-25 nm channel length devices [24, 25] . However, for this to be so, the silicon thickness, T w , should be reduced in close proportion to the channel length, L g . In the case of DGSOI devices, for example, theoretical studies show that the silicon thickness, T w , must fulfil the following relation with the channel length, L g [24, [37] [38] [39] :
According to the mobility criterion mentioned above, T w > 5 nm, and therefore, L g > 7.5 nm. However, for such channel lengths, velocity overshoot will be the dominant effect, and therefore, silicon thicknesses smaller than 5 nm could be used, and therefore, shorter channels could be achieved.
Conclusion
A comprehensive study of velocity overshoot effects in double gate MOSFETs has been performed. A Monte Carlo simulator was used to calculate VO effects, low field mobilities, average conduction effective mass, etc. It is shown that higher velocity overshoot effects are obtained at lower inversion charges and silicon layer thicknesses. In general, electron transport properties in DGSOI inversion layers are governed by two opposite effects as the silicon thickness decreases: the reduction in the average conduction effective mass and the increase in the phonon scattering rate. However, we have seen that while electron mobility is mainly limited by the phonon scattering rate, the velocity overshoot peak is mainly determined by the average conduction effective mass, such that highest VOP values are achieved for the smallest silicon thicknesses, where the minimum values of the conduction effective mass (and the highest phonon scattering rates) are obtained.
In ultrashort channel length devices, where velocity overshoot dominates the electron transport through the channel, the best performance is obtained as the silicon thickness is reduced below 5 nm. However, from the point of view of electron mobility, silicon thicknesses ranging from 5 nm to 10 nm are preferred.
